]> git.donarmstrong.com Git - qmk_firmware.git/blob - tmk_core/tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_RENESAS/TARGET_RZ_A1H/inc/iodefines/jcu_iodefine.h
Merge commit '1fe4406f374291ab2e86e95a97341fd9c475fcb8'
[qmk_firmware.git] / tmk_core / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_RENESAS / TARGET_RZ_A1H / inc / iodefines / jcu_iodefine.h
1 /*******************************************************************************
2 * DISCLAIMER
3 * This software is supplied by Renesas Electronics Corporation and is only
4 * intended for use with Renesas products. No other uses are authorized. This
5 * software is owned by Renesas Electronics Corporation and is protected under
6 * all applicable laws, including copyright laws.
7 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
8 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
9 * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
10 * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
11 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
12 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
13 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
14 * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
15 * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
16 * Renesas reserves the right, without notice, to make changes to this software
17 * and to discontinue the availability of this software. By using this software,
18 * you agree to the additional terms and conditions found by accessing the
19 * following link:
20 * http://www.renesas.com/disclaimer*
21 * Copyright (C) 2013-2014 Renesas Electronics Corporation. All rights reserved.
22 *******************************************************************************/
23 /*******************************************************************************
24 * File Name : jcu_iodefine.h
25 * $Rev: $
26 * $Date::                           $
27 * Description : Definition of I/O Register (V1.00a)
28 ******************************************************************************/
29 #ifndef JCU_IODEFINE_H
30 #define JCU_IODEFINE_H
31 /* ->SEC M1.10.1 : Not magic number */
32
33 struct st_jcu
34 {                                                          /* JCU              */
35     volatile uint8_t   JCMOD;                                  /*  JCMOD           */
36     volatile uint8_t   JCCMD;                                  /*  JCCMD           */
37     volatile uint8_t   dummy145[1];                            /*                  */
38     volatile uint8_t   JCQTN;                                  /*  JCQTN           */
39     volatile uint8_t   JCHTN;                                  /*  JCHTN           */
40     volatile uint8_t   JCDRIU;                                 /*  JCDRIU          */
41     volatile uint8_t   JCDRID;                                 /*  JCDRID          */
42     volatile uint8_t   JCVSZU;                                 /*  JCVSZU          */
43     volatile uint8_t   JCVSZD;                                 /*  JCVSZD          */
44     volatile uint8_t   JCHSZU;                                 /*  JCHSZU          */
45     volatile uint8_t   JCHSZD;                                 /*  JCHSZD          */
46     volatile uint8_t   JCDTCU;                                 /*  JCDTCU          */
47     volatile uint8_t   JCDTCM;                                 /*  JCDTCM          */
48     volatile uint8_t   JCDTCD;                                 /*  JCDTCD          */
49     volatile uint8_t   JINTE0;                                 /*  JINTE0          */
50     volatile uint8_t   JINTS0;                                 /*  JINTS0          */
51     volatile uint8_t   JCDERR;                                 /*  JCDERR          */
52     volatile uint8_t   JCRST;                                  /*  JCRST           */
53     volatile uint8_t   dummy146[46];                           /*                  */
54     volatile uint32_t  JIFECNT;                                /*  JIFECNT         */
55     volatile uint32_t  JIFESA;                                 /*  JIFESA          */
56     volatile uint32_t  JIFESOFST;                              /*  JIFESOFST       */
57     volatile uint32_t  JIFEDA;                                 /*  JIFEDA          */
58     volatile uint32_t  JIFESLC;                                /*  JIFESLC         */
59     volatile uint32_t  JIFEDDC;                                /*  JIFEDDC         */
60     volatile uint32_t  JIFDCNT;                                /*  JIFDCNT         */
61     volatile uint32_t  JIFDSA;                                 /*  JIFDSA          */
62     volatile uint32_t  JIFDDOFST;                              /*  JIFDDOFST       */
63     volatile uint32_t  JIFDDA;                                 /*  JIFDDA          */
64     volatile uint32_t  JIFDSDC;                                /*  JIFDSDC         */
65     volatile uint32_t  JIFDDLC;                                /*  JIFDDLC         */
66     volatile uint32_t  JIFDADT;                                /*  JIFDADT         */
67     volatile uint8_t   dummy147[24];                           /*                  */
68     volatile uint32_t  JINTE1;                                 /*  JINTE1          */
69     volatile uint32_t  JINTS1;                                 /*  JINTS1          */
70     volatile uint32_t  JIFESVSZ;                               /*  JIFESVSZ        */
71     volatile uint32_t  JIFESHSZ;                               /*  JIFESHSZ        */
72     volatile uint8_t   dummy148[100];                          /*                  */
73 /* start of struct st_jcu_from_jcqtbl0 */
74     volatile uint8_t   JCQTBL0;                                /*  JCQTBL0         */
75     volatile uint8_t   dummy149[63];                           /*                  */
76 /* end of struct st_jcu_from_jcqtbl0 */
77 /* start of struct st_jcu_from_jcqtbl0 */
78     volatile uint8_t   JCQTBL1;                                /*  JCQTBL1         */
79     volatile uint8_t   dummy150[63];                           /*                  */
80 /* end of struct st_jcu_from_jcqtbl0 */
81 /* start of struct st_jcu_from_jcqtbl0 */
82     volatile uint8_t   JCQTBL2;                                /*  JCQTBL2         */
83     volatile uint8_t   dummy151[63];                           /*                  */
84 /* end of struct st_jcu_from_jcqtbl0 */
85 /* start of struct st_jcu_from_jcqtbl0 */
86     volatile uint8_t   JCQTBL3;                                /*  JCQTBL3         */
87     volatile uint8_t   dummy152[63];                           /*                  */
88 /* end of struct st_jcu_from_jcqtbl0 */
89     volatile uint8_t   JCHTBD0;                                /*  JCHTBD0         */
90     volatile uint8_t   dummy153[31];                           /*                  */
91     volatile uint8_t   JCHTBA0;                                /*  JCHTBA0         */
92     volatile uint8_t   dummy154[223];                          /*                  */
93     volatile uint8_t   JCHTBD1;                                /*  JCHTBD1         */
94     volatile uint8_t   dummy155[31];                           /*                  */
95     volatile uint8_t   JCHTBA1;                                /*  JCHTBA1         */
96 };
97
98
99 struct st_jcu_from_jcqtbl0
100 {
101     volatile uint8_t   JCQTBL0;                                /*  JCQTBL0         */
102     volatile uint8_t   dummy1[63];                             /*                  */
103 };
104
105
106 #define JCU     (*(struct st_jcu     *)0xE8017000uL) /* JCU */
107
108
109 /* Start of channnel array defines of JCU */
110
111 /* Channnel array defines of JCU_JCQTBL0 */
112 /*(Sample) value = JCU_JCQTBL0[ channel ]->JCQTBL0; */
113 #define JCU_JCQTBL0_COUNT  4
114 #define JCU_JCQTBL0_ADDRESS_LIST \
115 {   /* ->MISRA 11.3 */ /* ->SEC R2.7.1 */ \
116     &JCU_FROM_JCQTBL0, &JCU_FROM_JCQTBL1, &JCU_FROM_JCQTBL2, &JCU_FROM_JCQTBL3 \
117 }   /* <-MISRA 11.3 */ /* <-SEC R2.7.1 */ /* { } is for MISRA 19.4 */
118 #define JCU_FROM_JCQTBL0 (*(struct st_jcu_from_jcqtbl0 *)&JCU.JCQTBL0) /* JCU_FROM_JCQTBL0 */
119 #define JCU_FROM_JCQTBL1 (*(struct st_jcu_from_jcqtbl0 *)&JCU.JCQTBL1) /* JCU_FROM_JCQTBL1 */
120 #define JCU_FROM_JCQTBL2 (*(struct st_jcu_from_jcqtbl0 *)&JCU.JCQTBL2) /* JCU_FROM_JCQTBL2 */
121 #define JCU_FROM_JCQTBL3 (*(struct st_jcu_from_jcqtbl0 *)&JCU.JCQTBL3) /* JCU_FROM_JCQTBL3 */
122
123 /* End of channnel array defines of JCU */
124
125
126 #define JCUJCMOD JCU.JCMOD
127 #define JCUJCCMD JCU.JCCMD
128 #define JCUJCQTN JCU.JCQTN
129 #define JCUJCHTN JCU.JCHTN
130 #define JCUJCDRIU JCU.JCDRIU
131 #define JCUJCDRID JCU.JCDRID
132 #define JCUJCVSZU JCU.JCVSZU
133 #define JCUJCVSZD JCU.JCVSZD
134 #define JCUJCHSZU JCU.JCHSZU
135 #define JCUJCHSZD JCU.JCHSZD
136 #define JCUJCDTCU JCU.JCDTCU
137 #define JCUJCDTCM JCU.JCDTCM
138 #define JCUJCDTCD JCU.JCDTCD
139 #define JCUJINTE0 JCU.JINTE0
140 #define JCUJINTS0 JCU.JINTS0
141 #define JCUJCDERR JCU.JCDERR
142 #define JCUJCRST JCU.JCRST
143 #define JCUJIFECNT JCU.JIFECNT
144 #define JCUJIFESA JCU.JIFESA
145 #define JCUJIFESOFST JCU.JIFESOFST
146 #define JCUJIFEDA JCU.JIFEDA
147 #define JCUJIFESLC JCU.JIFESLC
148 #define JCUJIFEDDC JCU.JIFEDDC
149 #define JCUJIFDCNT JCU.JIFDCNT
150 #define JCUJIFDSA JCU.JIFDSA
151 #define JCUJIFDDOFST JCU.JIFDDOFST
152 #define JCUJIFDDA JCU.JIFDDA
153 #define JCUJIFDSDC JCU.JIFDSDC
154 #define JCUJIFDDLC JCU.JIFDDLC
155 #define JCUJIFDADT JCU.JIFDADT
156 #define JCUJINTE1 JCU.JINTE1
157 #define JCUJINTS1 JCU.JINTS1
158 #define JCUJIFESVSZ JCU.JIFESVSZ
159 #define JCUJIFESHSZ JCU.JIFESHSZ
160 #define JCUJCQTBL0 JCU.JCQTBL0
161 #define JCUJCQTBL1 JCU.JCQTBL1
162 #define JCUJCQTBL2 JCU.JCQTBL2
163 #define JCUJCQTBL3 JCU.JCQTBL3
164 #define JCUJCHTBD0 JCU.JCHTBD0
165 #define JCUJCHTBA0 JCU.JCHTBA0
166 #define JCUJCHTBD1 JCU.JCHTBD1
167 #define JCUJCHTBA1 JCU.JCHTBA1
168 /* <-SEC M1.10.1 */
169 #endif